[llvm-dev] Hexagon, DFAPacketizer and instruction expansion

Rail Shafigulin via llvm-dev llvm-dev at lists.llvm.org
Tue Nov 17 16:51:44 PST 2015

I'm using a Hexagon's packetizer as an example to packetize instructions
for my custom VLIW. The problem that I'm facing is that my target as it
turns out doesn't have all the instructions expanded by the time
packetization happens (for example I have a RET instruction which gets
expanded into a write to a register and a jump/branch). I'm wondering if
Hexagon is experiencing the same issue and how it is solved? And if it
doesn't experience the same what would be the recommendation on solving
this problem? At the moment, my packetization pass is the last one in

Any help is appreciated.

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20151117/47d2419c/attachment.html>

More information about the llvm-dev mailing list