[LLVMdev] [RFC][PATCH] Adding absd/hadd/sad intrinsics

[Shahid, Asghar-ahmad]

Hi James,

Thanks for your response. You are correct that matching the two intrinsic is trivial.

My worry is regarding the query for cost calculation for specific SAD instructions
such as ‘psad’ (X86) or ‘usad’ (ARM) in Loop Vectorizer.

In case of absd/hadd, we have to query the cost separately for both intrinsics and the
returned cost may be bigger than actual cost of ‘psad’ or ‘usad’ instruction.
And hence vectorizer may decide not to generate these intrinsic at all.

I am not sure if my ‘worry’ is valid here, thoughts?

Regards,
Shahid

From: James Molloy [mailto:james at jamesmolloy.co.uk]
Sent: Monday, May 04, 2015 11:44 AM
To: Shahid, Asghar-ahmad; llvmdev at cs.uiuc.edu
Subject: Re: [LLVMdev] [RFC][PATCH] Adding absd/hadd/sad intrinsics

Hi Asghar-Ahmed,

I saw your last ping - sorry, I'm away on vacation and back on Wednesday.

Generally, I'm not sure that having both absd/hadd and sad are compatible with the discussions going on in other threads, for example my thread about min and max.

Given that those two intrinsics are fairly trivial to match , I don't see the need to have two different canonical forms.

James
On Mon, 4 May 2015 at 07:55, Shahid, Asghar-ahmad <Asghar-ahmad.Shahid at amd.com<mailto:Asghar-ahmad.Shahid at amd.com>> wrote:
Hi Devs,

Pinging..., as didn't get any response yet. Or shall I assume it is acceptable to all?

Regards,
Shahid

> -----Original Message-----
> From: llvmdev-bounces at cs.uiuc.edu<mailto:llvmdev-bounces at cs.uiuc.edu> [mailto:llvmdev-bounces at cs.uiuc.edu<mailto:llvmdev-bounces at cs.uiuc.edu>]
> On Behalf Of Shahid, Asghar-ahmad
> Sent: Friday, May 01, 2015 10:29 PM
> To: llvmdev at cs.uiuc.edu<mailto:llvmdev at cs.uiuc.edu>
> Subject: [LLVMdev] [RFC][PATCH] Adding absd/hadd/sad intrinsics
>
> Hi All,
>
> I would like to introduce intrinsics to generate efficient codes for 'absolute
> differences', 'horizontal add'
> and 'sum of absolute differences' Idioms used by user programs.
>
> Identifying these idioms at lower level (Codegen) is complex. These idioms
> can be identified in LV/SLP and vectorized using above intrinsics to generate
> better code.
>
> Proposal:
> 1. Add intrinsics for 'absolute differences', 'horizontal add' and 'sum of
> absolute differences' having variants of Fixed / floating point data types and
> signed/unsigned operations.
> 2. Recognize these idioms at loop vectorizer or SLP and replace with
> corresponding intrinsics based on the target's Backend support.
>
> Having these intrinsic will also help in cost modeling for these idioms which is
> complex down the lane.
>
> Pls find attached a patch regarding this which is incomplete & dirty at this
> moment, however, it may help in this discussion.
>
> Regards,
> Shahid
>


_______________________________________________
LLVM Developers mailing list
LLVMdev at cs.uiuc.edu<mailto:LLVMdev at cs.uiuc.edu>         http://llvm.cs.uiuc.edu
http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20150504/88060810/attachment.html>