[llvm-dev] llvm-3.6 MCAsmParser x64 Error "invalid operand for instruction" when msb set

[Rohleder, Roman (Contractor) via llvm-dev]

Hello,

I am experiencing problems, when trying to assemble these two x86-64 Opcodes
"add r64, imm32"
"imul r64, r64, imm32"

When having the most significant bit set for imm32, for example:
"add rax, 0x80000000", "add rax, 0xffffffff", ...
"imul rbx, rsi, 0x80000000", "imul rbx, rsi, 0xffffffff", ...

The Error Message I receive is the following:
"Instruction:1:1: error: invalid operand for instruction"

I was using the MCAsmParser, with the RelaxAll Flag set to true, for the MCStreamer.

Can someone clarify, as to why this is happening, or what I am missing?
Thank you in advance.

Kind regards
Roman



________________________________
________________________________________________

SFNT Germany GmbH
Registered office: Gabriele-Muenter-Str. 1
D-82110 Germering, Germany
Managing director (Gesch?ftsf?hrer): Ansgar Dodt and Gary Clark
Company Registration number: Amtsgericht Muenchen HRB 171025
________________________________________________

-- 
______________________________________________________________

The information contained in this electronic mail transmission 
may be privileged and confidential, and therefore, protected 
from disclosure. If you have received this communication in 
error, please notify us immediately by replying to this 
message and deleting it from your computer without copying 
or disclosing it.
______________________________________________________________
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20151217/2ced320e/attachment-0001.html>