[LLVMdev] alias analysis in ScheduleDagInstr class

[Sergei Larin]

I am working on something very(very) similar, what is the exact nature of
your question?

Sergei Larin

--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum.

-----Original Message-----
From: llvmdev-bounces at cs.uiuc.edu [mailto:llvmdev-bounces at cs.uiuc.edu] On
Behalf Of Bjorn De Sutter
Sent: Friday, November 11, 2011 7:59 AM
To: llvmdev at cs.uiuc.edu
Subject: [LLVMdev] alias analysis in ScheduleDagInstr class

In ScheduleDagInstr.cpp, a todo is mentioned to make this pass use real
alias analysis information. Is anybody working on this already?

I am working on a VLIW-like backend and have If-conversion working rather
well, but the problem is that independent loads and stores in the
if-converted blocks are not scheduled well at all. 

Thanks,

prof. Bjorn De Sutter
Computer Systems Lab
Ghent University





_______________________________________________
LLVM Developers mailing list
LLVMdev at cs.uiuc.edu         http://llvm.cs.uiuc.edu
http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev