[LLVMdev] Mips target instruction set

[Akira Hatanaka]

Hi William,

As Bruno mentioned in his email, support for MIPS64 hasn't been added yet.

Do you have any plans how you want to proceed? As you can see in the
source code, a lot of things were implemented without 64-bit support
in mind although we knew at some point we would need to support it. I
am a little worried that you or I might have to make quite a few
changes to what is already there before you can start adding MIPS64
instructions.

On Wed, Aug 10, 2011 at 2:21 AM, William Morland <wmm23 at cam.ac.uk> wrote:
> Hi,
>
> This is my first time posting on the list so as an introduction
> I'm a computer science student at the University of
> Cambridge. I'm currently involved in architecture research
> which involves the MIPS architecture hence an interest in the
> MIPS target on LLVM.
>
> I was wondering whether there was any MIPS 64-bit
> development in progress that I should be aware of and if
> anyone else is currently actively working on the MIPS target
> in general? If no one else is working on it then I'm planning
> to add some 64-bit instruction support to the MIPS target for
> LLVM. It appears at the moment that the current instructions
> are 32-bit with some extra to the MIPS I specification? I'm
> planning to make my additions as discrete as possible
> through an include and such so as to avoid disrupting the
> current code although it looks as though it may be best to
> aim eventually for some kind of distinction through sub-
> targets.
>
> Thanks,
> William Morland
> _______________________________________________
> LLVM Developers mailing list
> LLVMdev at cs.uiuc.edu         http://llvm.cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev
>