[LLVMdev] Order of code generation

[Duncan Sands]

On 13/08/11 00:01, Cameron Zwarich wrote:
> They do work if you have GraphViz binaries in your path when you configure LLVM.

I think you also need to build with assertions enabled.

Ciao, Duncan.

>
> Cameron
>
> On Aug 12, 2011, at 2:59 PM, محمد ﻋﻤﺮ ﺩﻫﻠﻮﻯ wrote:
>
>> I need help with visualizing graphs before and after instruction selection.
>> The llc options listed in the docs do not work as specified.
>>
>> -Omer
>>
>> 2011/8/8 Rafael Ávila de Espíndola <rafael.espindola at gmail.com
>> <mailto:rafael.espindola at gmail.com>>
>>
>>     On 08/06/2011 02:40 AM, Sanjoy Das wrote:
>>     > Hi!
>>     >
>>     > I have a DAG (attached), which, according to me, should result in the
>>     > code for coroutine_make be generated _before_ the ret.
>>     >
>>     > However, it seems that the corresponding EmitInstrWithCustomInserter is
>>     > being called /after/ the RET instruction has already been emitted.
>>
>>     That is strange, from the dump it looks like all the chain edges are there.
>>
>>     What is the MI dump you get for this BB just after instruction selection?
>>
>>     > Thanks!
>>
>>     Cheers,
>>     Rafael
>>     _______________________________________________
>>     LLVM Developers mailing list
>>     LLVMdev at cs.uiuc.edu <mailto:LLVMdev at cs.uiuc.edu> http://llvm.cs.uiuc.edu
>>     <http://llvm.cs.uiuc.edu/>
>>     http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev
>>
>>
>> _______________________________________________
>> LLVM Developers mailing list
>> LLVMdev at cs.uiuc.edu <mailto:LLVMdev at cs.uiuc.edu> http://llvm.cs.uiuc.edu
>> http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev
>
>
>
> _______________________________________________
> LLVM Developers mailing list
> LLVMdev at cs.uiuc.edu         http://llvm.cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev