[LLVMdev] PowerPC instruction cache invalidation

[Chris Lattner]

On Mon, 16 Jun 2008, Gary Benson wrote:
> When you genetate code on PowerPC you need to explicitly invalidate
> the instruction cache to force the processor to reread it.  In LLVM
> there is code to do this for function stubs on Macintosh, but not
> for other platforms and not for JITted code generally.

Applied, thanks!
http://lists.cs.uiuc.edu/pipermail/llvm-commits/Week-of-Mon-20080616/063715.html

I tweaked it to work on non-ppc systems too.

> The attached patch adds support for GNU platforms, but I can't figure
> out a nice way to call it for all generated code.  Can anyone help?

Can you elaborate on what the problem is?

-Chris

-- 
http://nondot.org/sabre/
http://llvm.org/