[LLVMdev] PowerPC instruction cache invalidation

[Nicolas Geoffray]

Hi Gary,

Gary Benson wrote:
> Hi all,
>
> When you genetate code on PowerPC you need to explicitly invalidate
> the instruction cache to force the processor to reread it.  In LLVM
> there is code to do this for function stubs on Macintosh, but not
> for other platforms and not for JITted code generally.
>
>   

Did you run into errors when not invalidating the cache? vmkit JITs and 
runs on powerpc/linux without invalidating it, so I'm curious about when 
the problem occurs.

Thanks,
Nicolas

> The attached patch adds support for GNU platforms, but I can't figure
> out a nice way to call it for all generated code.  Can anyone help?
>
> Cheers,
> Gary
>
>   
> ------------------------------------------------------------------------
>
> _______________________________________________
> LLVM Developers mailing list
> LLVMdev at cs.uiuc.edu         http://llvm.cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev