[LLVMdev] Predication before CodeGen

[Evan Cheng]

On Oct 8, 2007, at 7:32 AM, Nikhil A. Patil wrote:
>
> Also, is there a straightforward way to directly go from LLVM bitcode
> to some generic form of machine instructions -- something like
> lib/Target/Generic? The docs mention an "old-style 'simple'
> instruction selector, which effectively peephole selects each LLVM
> instruction into a series of machine instructions."  Is this still
> available?

We think SelectionDAG based instruction selector is pretty straight  
forward. :-) The old style simple instruction selector isn't being  
used anymore. I've fixed the documentation.

Evan

>
>
> Thanks,
> nikhil
>
>>
>> Evan
>>
>>>
>>> Or should I just leave the load/stores alone, and somehow, later
>>> after the machine instructions are created predicate them using
>>> this predicate information? If so, how do I ensure that the
>>> dependency on the predicate generating instructions is preserved
>>> (the predicate instructions are not dce'd away)?
>>>
>>> Or should I be trying to do the predication right before Legalize?
>>> If so, I'll need to think about it a little more.
>>>
>>> Thank you for your time :)
>>> nikhil
>>> _______________________________________________
>>> LLVM Developers mailing list
>>> LLVMdev at cs.uiuc.edu         http://llvm.cs.uiuc.edu
>>> http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev
>>
>> _______________________________________________
>> LLVM Developers mailing list
>> LLVMdev at cs.uiuc.edu         http://llvm.cs.uiuc.edu
>> http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev
>>
> _______________________________________________
> LLVM Developers mailing list
> LLVMdev at cs.uiuc.edu         http://llvm.cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev