[LLVMdev] 2.0 Pre-release tarballs online
Chris Lattner
sabre at nondot.org
Thu May 17 23:55:37 PDT 2007
On Fri, 18 May 2007, Emil Mikulic wrote:
>
> CPU: Intel(R) Pentium(R) 4 CPU 3.00GHz (3000.12-MHz 686-class CPU)
> Origin = "GenuineIntel" Id = 0xf34 Stepping = 4
> Features=0xbfebfbff<FPU,VME,DE,PSE,TSC,MSR,PAE,MCE,CX8,APIC,SEP,MTRR,PGE,MCA,C
> MOV,PAT,PSE36,CLFLUSH,DTS,ACPI,MMX,FXSR,SSE,SSE2,SS,HTT,TM,PBE>
> Features2=0x441d<SSE3,RSVD2,MON,DS_CPL,CNTX-ID,<b14>>
>
> Looks like 1, 2, _and_ 3 are supported.
> <b14> is xTPR (Send Task Priority Messages)
Okay, this is probably some stack alignment issue or something. Can you
please file a bug? This is not a 2.0 blocker, but we want to track it.
Thanks!
-Chris
--
http://nondot.org/sabre/
http://llvm.org/
More information about the llvm-dev
mailing list