[LLVMdev] possible bug in X86TargetLowering::getRegClassForInlineAsmConstraint

Tue Dec 5 06:28:24 PST 2006

In file lib/Target/X86/X86ISelLowering.cpp
Function X86TargetLowering::getRegClassForInlineAsmConstraint

I think the second register must be X86::BL.

else if (VT == MVT::i8)
        return make_vector<unsigned>(X86::AL, X86::DL, X86::CL, X86::DL, 0);

Lauro
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20061205/3aab4bc8/attachment.html>