[LLVMdev] conditionally reduced intrinsics

Andrew Lenharth alenhar2 at uiuc.edu
Sat Aug 21 18:43:24 PDT 2004


Ok, I am developing an intrinsic instruction and I have the codegen
working (and tested).  However, some of the more complex cases of the
intrinsic are reducable to LLVM + simpler cases of the intrinsic.  How
would I go about conditionally reducing the intrinsic?  I could deal
with the issue in the codegen, but that gets ugly quickly.

Andrew
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 189 bytes
Desc: This is a digitally signed message part
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20040821/8b4e4994/attachment.sig>


More information about the llvm-dev mailing list