[llvm] [AArch64] Prefer tst + bcc over lsr + cbz/cbnz (PR #228005)

[via llvm-commits]

================
@@ -12252,6 +12252,33 @@ SDValue AArch64TargetLowering::LowerBR_CC(SDValue Op, SelectionDAG &DAG) const {
     }
   }
 
+  // Transform (BR_CC eq/ne, (SRL val, imm), 0) to TST + BRCOND when those
+  // instructions can be fused.
+  if (Subtarget->hasCmpBccFusion()) {
----------------
KRM7 wrote:

Removed the feature check.

https://github.com/llvm/llvm-project/pull/228005