[llvm] [SelectionDAG] Remove vector_extract_subvec/vector_insert_subvec from TargetSelectionDAG.td. NFC (PR #228662)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Sat Oct 3 10:19:07 PDT 2026


================
@@ -923,15 +923,6 @@ def vector_insert : SDNode<"ISD::INSERT_VECTOR_ELT",
 def concat_vectors : SDNode<"ISD::CONCAT_VECTORS",
     SDTypeProfile<1, 2, [SDTCisSubVecOfVec<1, 0>, SDTCisSameAs<1, 2>]>,[]>;
 
-// This operator does not do subvector type checking.  The ARM
-// backend, at least, needs it.
-def vector_extract_subvec : SDNode<"ISD::EXTRACT_SUBVECTOR",
-    SDTypeProfile<1, 2, [SDTCisInt<2>, SDTCisVec<1>, SDTCisVec<0>]>,
-    []>;
-def vector_insert_subvec : SDNode<"ISD::INSERT_SUBVECTOR",
-    SDTypeProfile<1, 3, [SDTCisVec<0>, SDTCisSameAs<0, 1>, SDTCisVec<2>, SDTCisInt<3>]>,
-    []>;
-
 // This operator does subvector type checking.
----------------
topperc wrote:

```suggestion
```

https://github.com/llvm/llvm-project/pull/228662


More information about the llvm-commits mailing list