[llvm] [InstCombine] SimplifyDemandedVectorElts - add smulh/umulh handling (PR #228027)

Simon Pilgrim via llvm-commits llvm-commits at lists.llvm.org
Thu Oct 1 04:35:48 PDT 2026

Previous message: [llvm] [InstCombine] SimplifyDemandedVectorElts - add smulh/umulh handling (PR #228027)
Next message: [llvm] 9d9c442 - [ARM][FastISel] Fix soft-float f64 register pair order on big endian (#227172)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/RKSimon closed https://github.com/llvm/llvm-project/pull/228027

Previous message: [llvm] [InstCombine] SimplifyDemandedVectorElts - add smulh/umulh handling (PR #228027)
Next message: [llvm] 9d9c442 - [ARM][FastISel] Fix soft-float f64 register pair order on big endian (#227172)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list