[llvm] [AArch64][SPIRV][GlobalISel] Migrate target-specific wip_match_opcode combines to MIR-pattern (PR #222903)

Yaxun Liu via llvm-commits llvm-commits at lists.llvm.org
Sat Sep 26 08:05:03 PDT 2026

Previous message: [llvm] [Support] Include signal details in Unix crash reports (PR #226704)
Next message: [llvm] [AMDGPU]{GlobalISel] Legalize odd bf16 vectors (PR #226707)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

yxsamliu wrote:

The updated AArch64 checks remove several `lsl; sub` sequences. Which matcher priority change causes this? Could we cover the intended rule ordering with a focused MIR case?


https://github.com/llvm/llvm-project/pull/222903

Previous message: [llvm] [Support] Include signal details in Unix crash reports (PR #226704)
Next message: [llvm] [AMDGPU]{GlobalISel] Legalize odd bf16 vectors (PR #226707)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list