[llvm] [RISCV][MC] Allow x0 as the destination of qc.inw (PR #225602)

Zeyi Xu via llvm-commits llvm-commits at lists.llvm.org
Wed Sep 23 18:21:50 PDT 2026

Previous message: [llvm] [RISCV][MC] Allow x0 as the destination of qc.inw (PR #225602)
Next message: [llvm] [AArch64] Combine truncate(buildvector) -> buildvector (PR #223787)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/zeyi2 closed https://github.com/llvm/llvm-project/pull/225602

Previous message: [llvm] [RISCV][MC] Allow x0 as the destination of qc.inw (PR #225602)
Next message: [llvm] [AArch64] Combine truncate(buildvector) -> buildvector (PR #223787)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list