[clang] [llvm] [RISCV] Add processor definition and scheduling information for GR765 (PR #225638)
Min-Yih Hsu via llvm-commits
llvm-commits at lists.llvm.org
Wed Sep 23 13:52:11 PDT 2026
================
@@ -0,0 +1,52 @@
+// REQUIRES: riscv-registered-target
+// RUN: %clang --target=riscv64 -mcpu=gr765 --print-enabled-extensions | FileCheck %s
+
+// CHECK: Extensions enabled for the given RISC-V target
+// CHECK: Name{{ *}}Version{{ *}}Description
----------------
mshockwave wrote:
nit: are the whitespaces really gonna cause false negatives? Other print-enabled-extensions tests simply paste the output in the test without any regular expressions.
https://github.com/llvm/llvm-project/pull/225638
More information about the llvm-commits
mailing list