[llvm] [AMDGPU][CodeGen] Post-RA VGPR MSB group optimization pass (PR #222666)

Shilei Tian via llvm-commits llvm-commits at lists.llvm.org
Tue Sep 22 12:57:08 PDT 2026

Previous message: [llvm] [RISCV] Combine two consecutive VSLIDEDOWN_VL nodes into one (PR #225232)
Next message: [llvm] [LVI] Add forgetOneUseChain() and use it in processMinMaxIntrinsic() (PR #221274)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

shiltian wrote:

The test coverage for this gigantic pass is too poor. We will definitely need more tests here.

https://github.com/llvm/llvm-project/pull/222666

Previous message: [llvm] [RISCV] Combine two consecutive VSLIDEDOWN_VL nodes into one (PR #225232)
Next message: [llvm] [LVI] Add forgetOneUseChain() and use it in processMinMaxIntrinsic() (PR #221274)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list