[llvm] [AMDGPU] Break WAR Hazards Using Scavenged Registers to Assist Load Clustering (PR #216343)

Patrick Simmons via llvm-commits llvm-commits at lists.llvm.org
Thu Sep 17 13:49:43 PDT 2026

Previous message: [llvm] [RISCV] Add OPERAND_UIMM4_PLUS1 to RISCVInstrInfo::verifyInstruction (PR #224423)
Next message: [llvm] [AMDGPU] Break WAR Hazards Using Scavenged Registers to Assist Load Clustering (PR #216343)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

================
@@ -0,0 +1,566 @@
+//===- GCNBreakLoadClusterDeps.cpp ----------------------------------------===//
----------------
linuxrocks123 wrote:

Done

https://github.com/llvm/llvm-project/pull/216343

Previous message: [llvm] [RISCV] Add OPERAND_UIMM4_PLUS1 to RISCVInstrInfo::verifyInstruction (PR #224423)
Next message: [llvm] [AMDGPU] Break WAR Hazards Using Scavenged Registers to Assist Load Clustering (PR #216343)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list