[llvm] AMDGPU: Separate getCoExecInfo opcode classification (PR #220329)

Matt Arsenault via llvm-commits llvm-commits at lists.llvm.org
Sun Sep 13 11:21:02 PDT 2026

Previous message: [llvm] [AMDGPU][GlobalISel] Narrow 64-bit shifts when KnownBits proves the amount is >= 32 (PR #215500)
Next message: [llvm] d44791d - [AMDGPU] IGLP: Sanitize user schedule hints (#221256)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/arsenm approved this pull request.


https://github.com/llvm/llvm-project/pull/220329

Previous message: [llvm] [AMDGPU][GlobalISel] Narrow 64-bit shifts when KnownBits proves the amount is >= 32 (PR #215500)
Next message: [llvm] d44791d - [AMDGPU] IGLP: Sanitize user schedule hints (#221256)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list