[llvm] [DAGCombine] Do not gate a pre-legalization FADD fold on FMUL legality (PR #218748)

[Matt Arsenault via llvm-commits]

================
@@ -0,0 +1,57 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc -mtriple=riscv32 < %s \
+; RUN:   | FileCheck -check-prefix=RV32I %s
+; RUN: llc -mtriple=riscv32 -target-abi ilp32 -mattr=+f < %s \
+; RUN:   | FileCheck -check-prefix=RV32IF %s
----------------
arsenm wrote:

```suggestion
; RUN: llc -mtriple=riscv32 < %s  | FileCheck -check-prefix=RV32I %s
; RUN: llc -mtriple=riscv32 -target-abi ilp32 -mattr=+f < %s | FileCheck -check-prefix=RV32IF %s
```

Does this really need target-abi 

https://github.com/llvm/llvm-project/pull/218748