[llvm] [AMDGPU][GlobalISel] Scale M0/GPR indirect index by element size (PR #216698)

Arseniy Obolenskiy via llvm-commits llvm-commits at lists.llvm.org
Fri Sep 11 02:07:07 PDT 2026

Previous message: [llvm] 5d6c716 - [VPlan] Narrow VPWidenGEPRecipe if only its first lane is used. (#221171)
Next message: [llvm] [SCEV] Init BE vars to CouldNotCompute in howManyLT (NFC) (PR #222892)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

aobolensk wrote:

@arsenm ping 

https://github.com/llvm/llvm-project/pull/216698

Previous message: [llvm] 5d6c716 - [VPlan] Narrow VPWidenGEPRecipe if only its first lane is used. (#221171)
Next message: [llvm] [SCEV] Init BE vars to CouldNotCompute in howManyLT (NFC) (PR #222892)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list