[llvm] [X86] LowerCLMUL - fix unpack order of vXi32 CLMUL/CLMULH codegen (PR #222001)

Simon Pilgrim via llvm-commits llvm-commits at lists.llvm.org
Tue Sep 8 06:58:31 PDT 2026

Previous message: [llvm] MachinePipeliner: Fix using getUniqueVRegDef on a physical register (PR #216793)
Next message: [llvm] [AArch64] Add predicate-as-counter loop rewrite pass (PR #220960)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/RKSimon auto_merge_enabled https://github.com/llvm/llvm-project/pull/222001

Previous message: [llvm] MachinePipeliner: Fix using getUniqueVRegDef on a physical register (PR #216793)
Next message: [llvm] [AArch64] Add predicate-as-counter loop rewrite pass (PR #220960)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list