[llvm] [MISched][RISCV] Add anti-dependency breaking to PostMachineScheduler (PR #221984)

Pengcheng Wang via llvm-commits llvm-commits at lists.llvm.org
Tue Sep 8 05:46:06 PDT 2026

Previous message: [llvm] [ConstantTime][LLVM] Add llvm.ct.select intrinsic with generic SelectionDAG lowering (PR #166702)
Next message: [llvm] [MISched][RISCV] Add anti-dependency breaking to PostMachineScheduler (PR #221984)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/wangpc-pp edited https://github.com/llvm/llvm-project/pull/221984

Previous message: [llvm] [ConstantTime][LLVM] Add llvm.ct.select intrinsic with generic SelectionDAG lowering (PR #166702)
Next message: [llvm] [MISched][RISCV] Add anti-dependency breaking to PostMachineScheduler (PR #221984)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list