[llvm] [AMDGPU] Fix true16 high-half packing when the low operand is not a VGPR (PR #220843)

David Stuttard via llvm-commits llvm-commits at lists.llvm.org
Mon Sep 7 00:49:16 PDT 2026

Previous message: [llvm] b966c71 - [AMDGPU] Fix true16 high-half packing when the low operand is not a VGPR (#220843)
Next message: [llvm] [ConstraintElim] Handle single And/Or as exit condition in loop. (PR #221228)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/dstutt closed https://github.com/llvm/llvm-project/pull/220843

Previous message: [llvm] b966c71 - [AMDGPU] Fix true16 high-half packing when the low operand is not a VGPR (#220843)
Next message: [llvm] [ConstraintElim] Handle single And/Or as exit condition in loop. (PR #221228)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list