[llvm] [AArch64] If-convert diamonds merging a 128-bit vector (PR #220616)

[David Tellenbach via llvm-commits]

================
@@ -0,0 +1,402 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
+; RUN: llc -O3 -mtriple=aarch64 -verify-machineinstrs < %s | FileCheck %s
----------------
dtellenbach wrote:

Can we please have MIR tests here? I think a number of these actually don't convert anything. Running just this pass would be helpful.

https://github.com/llvm/llvm-project/pull/220616