[llvm] [RISCV] Disable register overlap for vector indexed loads. (PR #220079)

[via llvm-commits]

github-actions[bot] wrote:

Failed to get test-suite diff from 9d3b4b1c53d207c91afdc71029c930fc23fa4766...850549cf84e64dc85fc3eb1c9895cab4729e6a42: https://github.com/llvm/llvm-project/actions/runs/33594688055

https://github.com/llvm/llvm-project/pull/220079