[llvm] [AMDGPU] Add register allocation handoff intrinsic (PR #219842)
via llvm-commits
llvm-commits at lists.llvm.org
Mon Aug 31 20:57:16 PDT 2026
github-actions[bot] wrote:
<!--LLVM CODE FORMAT COMMENT: {clang-format}-->
:warning: C/C++ code formatter, clang-format found issues in your code. :warning:
<details>
<summary>
You can test this locally with the following command:
</summary>
``````````bash
git-clang-format --diff origin/main HEAD --extensions cpp,h -- llvm/include/llvm/CodeGen/MachineInstr.h llvm/include/llvm/CodeGen/TargetLowering.h llvm/include/llvm/MC/MCInstrDesc.h llvm/lib/CodeGen/BranchFolding.cpp llvm/lib/CodeGen/EarlyIfConversion.cpp llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp llvm/lib/CodeGen/MachineCSE.cpp llvm/lib/CodeGen/MachineLICM.cpp llvm/lib/CodeGen/MachinePipeliner.cpp llvm/lib/CodeGen/MachineSink.cpp llvm/lib/CodeGen/PreISelIntrinsicLowering.cpp llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp llvm/lib/Target/AMDGPU/AMDGPURegBankLegalizeRules.cpp llvm/lib/Target/AMDGPU/AMDGPURegBankSelect.cpp llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp llvm/lib/Target/AMDGPU/SIISelLowering.cpp llvm/lib/Target/AMDGPU/SIISelLowering.h llvm/lib/Target/AMDGPU/SIInstrInfo.cpp llvm/utils/TableGen/Common/CodeGenInstruction.cpp llvm/utils/TableGen/Common/CodeGenInstruction.h llvm/utils/TableGen/InstrDocsEmitter.cpp llvm/utils/TableGen/InstrInfoEmitter.cpp --diff_from_common_commit
``````````
:warning:
The reproduction instructions above might return results for more than one PR
in a stack if you are using a stacked PR workflow. You can limit the results by
changing `origin/main` to the base branch/commit you want to compare against.
:warning:
</details>
<details>
<summary>
View the diff from clang-format here.
</summary>
``````````diff
diff --git a/llvm/lib/CodeGen/MachinePipeliner.cpp b/llvm/lib/CodeGen/MachinePipeliner.cpp
index bdb9ac9af..230dbf8d1 100644
--- a/llvm/lib/CodeGen/MachinePipeliner.cpp
+++ b/llvm/lib/CodeGen/MachinePipeliner.cpp
@@ -633,9 +633,8 @@ bool MachinePipeliner::canPipelineLoop(MachineLoop &L) {
"instruction\n");
NumFailNotDuplicable++;
ORE->emit([&]() {
- return MachineOptimizationRemarkAnalysis(
- DEBUG_TYPE, "canPipelineLoop", L.getStartLoc(),
- L.getHeader())
+ return MachineOptimizationRemarkAnalysis(DEBUG_TYPE, "canPipelineLoop",
+ L.getStartLoc(), L.getHeader())
<< "Contains a non-duplicable instruction";
});
return false;
``````````
</details>
https://github.com/llvm/llvm-project/pull/219842
More information about the llvm-commits
mailing list