[llvm] [InstCombine] Narrow signed min/max DAGs before truncation (PR #218688)

KIM MYEONG SEOK via llvm-commits llvm-commits at lists.llvm.org
Wed Aug 26 21:29:25 PDT 2026

Previous message: [llvm] [InstCombine] Narrow signed min/max DAGs before truncation (PR #218688)
Next message: [llvm] [AArch64] Add predicate-as-counter loop rewrite pass (PR #218690)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/mangsgi edited https://github.com/llvm/llvm-project/pull/218688

Previous message: [llvm] [InstCombine] Narrow signed min/max DAGs before truncation (PR #218688)
Next message: [llvm] [AArch64] Add predicate-as-counter loop rewrite pass (PR #218690)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list