[llvm] [CodeGen][RegCoalescer] Preserve valid lanes when keeping IMPLICIT_DEF (PR #215272)

via llvm-commits llvm-commits at lists.llvm.org
Wed Aug 26 09:02:51 PDT 2026

Previous message: [llvm] [AMDGPU] Mark `SI_WATERFALL_LOOP` as divergent in `hasDivergentBranch` (PR #218969)
Next message: [llvm] [X86] Add TuningSlowPDEP/PEXT flags and control vector PDEP/PEXT scalarization with them (PR #218980)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

riccardo-zanetti-arm wrote:

Ping @qcolombet — would you mind taking a look at this RegCoalescer correctness fix? Happy to provide more context. @arsenm also if you could have a look.

https://github.com/llvm/llvm-project/pull/215272

Previous message: [llvm] [AMDGPU] Mark `SI_WATERFALL_LOOP` as divergent in `hasDivergentBranch` (PR #218969)
Next message: [llvm] [X86] Add TuningSlowPDEP/PEXT flags and control vector PDEP/PEXT scalarization with them (PR #218980)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list