[llvm] [AArch64] Remove extra fmov after half-vector Neon LD instruction (PR #216758)

[Kieran B via llvm-commits]

kieroxide wrote:

I have removed the instruction flag changes and implemented the conditionals above to check it is a real load instruction that loads into D sub-reg tuple.

https://github.com/llvm/llvm-project/pull/216758