[llvm] [AArch64] Select [SU]ADDLP for a partial reduction into a zero accumulator (PR #217186)

Adam Scott via llvm-commits llvm-commits at lists.llvm.org
Wed Aug 19 03:09:09 PDT 2026

Previous message: [llvm] [AMDGPU] Enable CSE in the GlobalISel post-legalizer combiner (PR #217258)
Next message: [llvm] [AArch64] Select [SU]ADDLP for a partial reduction into a zero accumulator (PR #217186)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/as4230 ready_for_review https://github.com/llvm/llvm-project/pull/217186

Previous message: [llvm] [AMDGPU] Enable CSE in the GlobalISel post-legalizer combiner (PR #217258)
Next message: [llvm] [AArch64] Select [SU]ADDLP for a partial reduction into a zero accumulator (PR #217186)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list