[llvm] [1/7][PISA] Add PISA target registration and backend stub (PR #214094)

[Michal Paszkowski via llvm-commits]

================
@@ -0,0 +1,39 @@
+//===-- PISARegisterInfo.td - PISA Register defs ----------*- tablegen -*-===//
+//
+// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
+// See https://llvm.org/LICENSE.txt for license information.
+// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
+//
+//===----------------------------------------------------------------------===//
+
+let Namespace = "PISA" in {
+
+  class PISARegisterClass<list<ValueType> regTypes, int alignment, dag regList>
+      : RegisterClass<"PISA", regTypes, alignment, regList> {}
+
+  // .reg style registers.
+  class GeneralRegisterClass<list<ValueType> regTypes, int alignment,
+                             dag regList>
+      : PISARegisterClass<regTypes, alignment, regList> {}
+
+  // .pred style registers.
+  class PredRegisterClass<list<ValueType> regTypes, int alignment, dag regList>
+      : PISARegisterClass<regTypes, alignment, regList> {}
+
+  def DummyReg : Register<"%null">;
+
+  foreach Index = 0-63 in {
----------------
michalpaszkowski wrote:

This is a great idea! Will do this as well!

https://github.com/llvm/llvm-project/pull/214094