[llvm] [LTO] Hash CSIR configuration in the ThinLTO cache key (PR #214162)

Karim Alweheshy via llvm-commits llvm-commits at lists.llvm.org
Thu Aug 6 04:52:27 PDT 2026

Previous message: [llvm] [LTO] Hash CSIR configuration in the ThinLTO cache key (PR #214162)
Next message: [llvm] [PhaseOrdering][X86] avg.ll - add back missing AVX2/AVX512 check prefixes (PR #214164)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/karim-alweheshy converted_to_draft https://github.com/llvm/llvm-project/pull/214162

Previous message: [llvm] [LTO] Hash CSIR configuration in the ThinLTO cache key (PR #214162)
Next message: [llvm] [PhaseOrdering][X86] avg.ll - add back missing AVX2/AVX512 check prefixes (PR #214164)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list