[llvm] AMDGPU: Tablegenerate TargetParser feature sets (PR #212945)

Matt Arsenault via llvm-commits llvm-commits at lists.llvm.org
Mon Aug 3 00:39:04 PDT 2026

Previous message: [llvm] [NFC][SPIR-V] Fuse redundant full-traversal loops in prepare/emit-intrinsics/structurizer passes (PR #211299)
Next message: [llvm] [AMDGPU][GlobalISel] Support lowering preloaded kernel arguments (PR #205049)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

arsenm wrote:

More diff elimination: https://github.com/llvm/llvm-project/pull/213615

https://github.com/llvm/llvm-project/pull/212945

Previous message: [llvm] [NFC][SPIR-V] Fuse redundant full-traversal loops in prepare/emit-intrinsics/structurizer passes (PR #211299)
Next message: [llvm] [AMDGPU][GlobalISel] Support lowering preloaded kernel arguments (PR #205049)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list