[llvm] [WebAssembly] Fix legalization of v8f16 insertelement (PR #212992)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff origin/main HEAD --extensions cpp -- llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp --diff_from_common_commit
``````````

:warning:
The reproduction instructions above might return results for more than one PR
in a stack if you are using a stacked PR workflow. You can limit the results by
changing `origin/main` to the base branch/commit you want to compare against.
:warning:

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp b/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp
index c5ba8fbb1..f6f4fc7b7 100644
--- a/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp
+++ b/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp
@@ -2826,9 +2826,8 @@ WebAssemblyTargetLowering::LowerAccessVectorElement(SDValue Op,
     SDLoc DL(Op);
     SDValue IntVector = DAG.getBitcast(MVT::v8i16, Op.getOperand(0));
     SDValue IntElement = DAG.getBitcast(MVT::i16, Op.getOperand(1));
-    SDValue Inserted =
-        DAG.getNode(ISD::INSERT_VECTOR_ELT, DL, MVT::v8i16, IntVector,
-                    IntElement, Op.getOperand(2));
+    SDValue Inserted = DAG.getNode(ISD::INSERT_VECTOR_ELT, DL, MVT::v8i16,
+                                   IntVector, IntElement, Op.getOperand(2));
     return DAG.getBitcast(MVT::v8f16, Inserted);
   }
 

``````````

</details>


https://github.com/llvm/llvm-project/pull/212992