[llvm] [LLVM][CodeGen][SVE] Make use of predicate load/store "mul vl" addressing mode. (PR #206997)

Sander de Smalen via llvm-commits llvm-commits at lists.llvm.org
Tue Jul 7 00:48:57 PDT 2026

Previous message: [llvm] [X86] Use BMI2 shrx for range-known zero tests (PR #207904)
Next message: [llvm] [LLVM][CodeGen][SVE] Make use of predicate load/store "mul vl" addressing mode. (PR #206997)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/sdesmalen-arm approved this pull request.


https://github.com/llvm/llvm-project/pull/206997

Previous message: [llvm] [X86] Use BMI2 shrx for range-known zero tests (PR #207904)
Next message: [llvm] [LLVM][CodeGen][SVE] Make use of predicate load/store "mul vl" addressing mode. (PR #206997)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list