[llvm] [RISCV][NFC] Remove unnecessary ZIP/VISNI checks (PR #207683)
via llvm-commits
llvm-commits at lists.llvm.org
Mon Jul 6 02:15:07 PDT 2026
llvmorg-github-actions[bot] wrote:
<!--LLVM PR SUMMARY COMMENT-->
@llvm/pr-subscribers-backend-risc-v
Author: Pengcheng Wang (wangpc-pp)
<details>
<summary>Changes</summary>
We should remove them when removing `XRivosVizip` and `XRivosVisni`
but it seems UTC failed to do that.
---
Patch is 109.58 KiB, truncated to 20.00 KiB below, full version: https://github.com/llvm/llvm-project/pull/207683.diff
7 Files Affected:
- (modified) llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract.ll (-119)
- (modified) llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert.ll (-95)
- (modified) llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-deinterleave2.ll (-48)
- (modified) llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-int-interleave.ll (-54)
- (modified) llvm/test/CodeGen/RISCV/rvv/vector-deinterleave.ll (-45)
- (modified) llvm/test/CodeGen/RISCV/rvv/vector-interleave-fixed.ll (-442)
- (modified) llvm/test/CodeGen/RISCV/rvv/vector-interleave.ll (-1645)
``````````diff
diff --git a/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract.ll b/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract.ll
index 0e37fd8812c8e..831713780d26e 100644
--- a/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract.ll
+++ b/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract.ll
@@ -713,28 +713,6 @@ define i32 @extractelt_v32i32_idx(ptr %x, i32 zeroext %idx) nounwind {
; RV64M-NEXT: ld s0, 240(sp) # 8-byte Folded Reload
; RV64M-NEXT: addi sp, sp, 256
; RV64M-NEXT: ret
-; VISNI-LABEL: extractelt_v32i32_idx:
-; VISNI: # %bb.0:
-; VISNI-NEXT: addi sp, sp, -256
-; VISNI-NEXT: sd ra, 248(sp) # 8-byte Folded Spill
-; VISNI-NEXT: sd s0, 240(sp) # 8-byte Folded Spill
-; VISNI-NEXT: addi s0, sp, 256
-; VISNI-NEXT: andi sp, sp, -128
-; VISNI-NEXT: li a2, 32
-; VISNI-NEXT: vsetvli zero, a2, e32, m8, ta, ma
-; VISNI-NEXT: vle32.v v8, (a0)
-; VISNI-NEXT: vadd.vv v8, v8, v8
-; VISNI-NEXT: andi a1, a1, 31
-; VISNI-NEXT: slli a1, a1, 2
-; VISNI-NEXT: mv a0, sp
-; VISNI-NEXT: or a1, a0, a1
-; VISNI-NEXT: vse32.v v8, (a0)
-; VISNI-NEXT: lw a0, 0(a1)
-; VISNI-NEXT: addi sp, s0, -256
-; VISNI-NEXT: ld ra, 248(sp) # 8-byte Folded Reload
-; VISNI-NEXT: ld s0, 240(sp) # 8-byte Folded Reload
-; VISNI-NEXT: addi sp, sp, 256
-; VISNI-NEXT: ret
%a = load <32 x i32>, ptr %x
%b = add <32 x i32> %a, %a
%c = extractelement <32 x i32> %b, i32 %idx
@@ -791,30 +769,6 @@ define i32 @extractelt_v64i32_idx(<64 x i32> %a, i32 zeroext %idx) nounwind {
; RV64-NEXT: ld s0, 368(sp) # 8-byte Folded Reload
; RV64-NEXT: addi sp, sp, 384
; RV64-NEXT: ret
-; VISNI-LABEL: extractelt_v64i32_idx:
-; VISNI: # %bb.0:
-; VISNI-NEXT: addi sp, sp, -384
-; VISNI-NEXT: sd ra, 376(sp) # 8-byte Folded Spill
-; VISNI-NEXT: sd s0, 368(sp) # 8-byte Folded Spill
-; VISNI-NEXT: addi s0, sp, 384
-; VISNI-NEXT: andi sp, sp, -128
-; VISNI-NEXT: li a1, 32
-; VISNI-NEXT: vsetvli zero, a1, e32, m8, ta, ma
-; VISNI-NEXT: vadd.vv v16, v16, v16
-; VISNI-NEXT: addi a1, sp, 128
-; VISNI-NEXT: vse32.v v16, (a1)
-; VISNI-NEXT: vadd.vv v8, v8, v8
-; VISNI-NEXT: andi a0, a0, 63
-; VISNI-NEXT: mv a1, sp
-; VISNI-NEXT: slli a0, a0, 2
-; VISNI-NEXT: add a0, a1, a0
-; VISNI-NEXT: vse32.v v8, (a1)
-; VISNI-NEXT: lw a0, 0(a0)
-; VISNI-NEXT: addi sp, s0, -384
-; VISNI-NEXT: ld ra, 376(sp) # 8-byte Folded Reload
-; VISNI-NEXT: ld s0, 368(sp) # 8-byte Folded Reload
-; VISNI-NEXT: addi sp, sp, 384
-; VISNI-NEXT: ret
%b = add <64 x i32> %a, %a
%c = extractelement <64 x i32> %b, i32 %idx
ret i32 %c
@@ -932,13 +886,6 @@ define i32 @extractelt_sub_v4i32(<4 x i32> %x) {
; RV64-NEXT: li a1, 13
; RV64-NEXT: subw a0, a1, a0
; RV64-NEXT: ret
-; VISNI-LABEL: extractelt_sub_v4i32:
-; VISNI: # %bb.0:
-; VISNI-NEXT: li a0, 13
-; VISNI-NEXT: vsetivli zero, 1, e32, m1, ta, ma
-; VISNI-NEXT: ri.vextract.x.v a1, v8, 2
-; VISNI-NEXT: subw a0, a0, a1
-; VISNI-NEXT: ret
%bo = sub <4 x i32> <i32 11, i32 12, i32 13, i32 14>, %x
%ext = extractelement <4 x i32> %bo, i32 2
ret i32 %ext
@@ -980,13 +927,6 @@ define i32 @extractelt_mul_v4i32(<4 x i32> %x) {
; RV64M-NEXT: li a1, 13
; RV64M-NEXT: mulw a0, a0, a1
; RV64M-NEXT: ret
-; VISNI-LABEL: extractelt_mul_v4i32:
-; VISNI: # %bb.0:
-; VISNI-NEXT: li a0, 13
-; VISNI-NEXT: vsetivli zero, 1, e32, m1, ta, ma
-; VISNI-NEXT: ri.vextract.x.v a1, v8, 2
-; VISNI-NEXT: mulw a0, a1, a0
-; VISNI-NEXT: ret
%bo = mul <4 x i32> %x, <i32 11, i32 12, i32 13, i32 14>
%ext = extractelement <4 x i32> %bo, i32 2
ret i32 %ext
@@ -1064,18 +1004,6 @@ define i32 @extractelt_sdiv_v4i32(<4 x i32> %x) {
; RV64M-NEXT: srai a0, a0, 34
; RV64M-NEXT: add a0, a0, a1
; RV64M-NEXT: ret
-; VISNI-LABEL: extractelt_sdiv_v4i32:
-; VISNI: # %bb.0:
-; VISNI-NEXT: lui a0, 322639
-; VISNI-NEXT: addi a0, a0, -945
-; VISNI-NEXT: vsetivli zero, 1, e32, m1, ta, ma
-; VISNI-NEXT: ri.vextract.x.v a1, v8, 2
-; VISNI-NEXT: sext.w a1, a1
-; VISNI-NEXT: mul a0, a1, a0
-; VISNI-NEXT: srli a1, a0, 63
-; VISNI-NEXT: srai a0, a0, 34
-; VISNI-NEXT: add a0, a0, a1
-; VISNI-NEXT: ret
%bo = sdiv <4 x i32> %x, <i32 11, i32 12, i32 13, i32 14>
%ext = extractelement <4 x i32> %bo, i32 2
ret i32 %ext
@@ -1130,17 +1058,6 @@ define i32 @extractelt_udiv_v4i32(<4 x i32> %x) {
; RV64M-NEXT: mulhu a0, a1, a0
; RV64M-NEXT: srli a0, a0, 34
; RV64M-NEXT: ret
-; VISNI-LABEL: extractelt_udiv_v4i32:
-; VISNI: # %bb.0:
-; VISNI-NEXT: lui a0, 322639
-; VISNI-NEXT: addi a0, a0, -945
-; VISNI-NEXT: slli a0, a0, 32
-; VISNI-NEXT: vsetivli zero, 1, e32, m1, ta, ma
-; VISNI-NEXT: ri.vextract.x.v a1, v8, 2
-; VISNI-NEXT: slli a1, a1, 32
-; VISNI-NEXT: mulhu a0, a1, a0
-; VISNI-NEXT: srli a0, a0, 34
-; VISNI-NEXT: ret
%bo = udiv <4 x i32> %x, <i32 11, i32 12, i32 13, i32 14>
%ext = extractelement <4 x i32> %bo, i32 2
ret i32 %ext
@@ -1156,15 +1073,6 @@ define float @extractelt_fadd_v4f32(<4 x float> %x) {
; CHECK-NEXT: vfmv.f.s fa4, v8
; CHECK-NEXT: fadd.s fa0, fa4, fa5
; CHECK-NEXT: ret
-; VISNI-LABEL: extractelt_fadd_v4f32:
-; VISNI: # %bb.0:
-; VISNI-NEXT: lui a0, 267520
-; VISNI-NEXT: fmv.w.x fa5, a0
-; VISNI-NEXT: vsetivli zero, 1, e32, m1, ta, ma
-; VISNI-NEXT: vslidedown.vi v8, v8, 2
-; VISNI-NEXT: vfmv.f.s fa4, v8
-; VISNI-NEXT: fadd.s fa0, fa4, fa5
-; VISNI-NEXT: ret
%bo = fadd <4 x float> %x, <float 11.0, float 12.0, float 13.0, float 14.0>
%ext = extractelement <4 x float> %bo, i32 2
ret float %ext
@@ -1180,15 +1088,6 @@ define float @extractelt_fsub_v4f32(<4 x float> %x) {
; CHECK-NEXT: vfmv.f.s fa4, v8
; CHECK-NEXT: fsub.s fa0, fa5, fa4
; CHECK-NEXT: ret
-; VISNI-LABEL: extractelt_fsub_v4f32:
-; VISNI: # %bb.0:
-; VISNI-NEXT: lui a0, 267520
-; VISNI-NEXT: fmv.w.x fa5, a0
-; VISNI-NEXT: vsetivli zero, 1, e32, m1, ta, ma
-; VISNI-NEXT: vslidedown.vi v8, v8, 2
-; VISNI-NEXT: vfmv.f.s fa4, v8
-; VISNI-NEXT: fsub.s fa0, fa5, fa4
-; VISNI-NEXT: ret
%bo = fsub <4 x float> <float 11.0, float 12.0, float 13.0, float 14.0>, %x
%ext = extractelement <4 x float> %bo, i32 2
ret float %ext
@@ -1204,15 +1103,6 @@ define float @extractelt_fmul_v4f32(<4 x float> %x) {
; CHECK-NEXT: vfmv.f.s fa4, v8
; CHECK-NEXT: fmul.s fa0, fa4, fa5
; CHECK-NEXT: ret
-; VISNI-LABEL: extractelt_fmul_v4f32:
-; VISNI: # %bb.0:
-; VISNI-NEXT: lui a0, 267520
-; VISNI-NEXT: fmv.w.x fa5, a0
-; VISNI-NEXT: vsetivli zero, 1, e32, m1, ta, ma
-; VISNI-NEXT: vslidedown.vi v8, v8, 2
-; VISNI-NEXT: vfmv.f.s fa4, v8
-; VISNI-NEXT: fmul.s fa0, fa4, fa5
-; VISNI-NEXT: ret
%bo = fmul <4 x float> %x, <float 11.0, float 12.0, float 13.0, float 14.0>
%ext = extractelement <4 x float> %bo, i32 2
ret float %ext
@@ -1228,15 +1118,6 @@ define float @extractelt_fdiv_v4f32(<4 x float> %x) {
; CHECK-NEXT: vfmv.f.s fa4, v8
; CHECK-NEXT: fdiv.s fa0, fa4, fa5
; CHECK-NEXT: ret
-; VISNI-LABEL: extractelt_fdiv_v4f32:
-; VISNI: # %bb.0:
-; VISNI-NEXT: lui a0, 267520
-; VISNI-NEXT: fmv.w.x fa5, a0
-; VISNI-NEXT: vsetivli zero, 1, e32, m1, ta, ma
-; VISNI-NEXT: vslidedown.vi v8, v8, 2
-; VISNI-NEXT: vfmv.f.s fa4, v8
-; VISNI-NEXT: fdiv.s fa0, fa4, fa5
-; VISNI-NEXT: ret
%bo = fdiv <4 x float> %x, <float 11.0, float 12.0, float 13.0, float 14.0>
%ext = extractelement <4 x float> %bo, i32 2
ret float %ext
diff --git a/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert.ll b/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert.ll
index a90980bcbbf42..b096c1c0f7e43 100644
--- a/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert.ll
+++ b/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert.ll
@@ -37,15 +37,6 @@ define <4 x i32> @insertelt_v4i32_idx(<4 x i32> %a, i32 %y, i32 zeroext %idx) {
; CHECK-NEXT: vsetvli zero, a0, e32, m1, tu, ma
; CHECK-NEXT: vslideup.vx v8, v9, a1
; CHECK-NEXT: ret
-;
-; VISNI-LABEL: insertelt_v4i32_idx:
-; VISNI: # %bb.0:
-; VISNI-NEXT: vsetivli zero, 4, e32, m1, ta, ma
-; VISNI-NEXT: vmv.s.x v9, a0
-; VISNI-NEXT: addi a0, a1, 1
-; VISNI-NEXT: vsetvli zero, a0, e32, m1, tu, ma
-; VISNI-NEXT: vslideup.vx v8, v9, a1
-; VISNI-NEXT: ret
%b = insertelement <4 x i32> %a, i32 %y, i32 %idx
ret <4 x i32> %b
}
@@ -193,39 +184,6 @@ define <64 x i32> @insertelt_v64i32_idx(<64 x i32> %a, i32 %y, i32 zeroext %idx)
; RV64-NEXT: addi sp, sp, 384
; RV64-NEXT: .cfi_def_cfa_offset 0
; RV64-NEXT: ret
-;
-; VISNI-LABEL: insertelt_v64i32_idx:
-; VISNI: # %bb.0:
-; VISNI-NEXT: addi sp, sp, -384
-; VISNI-NEXT: .cfi_def_cfa_offset 384
-; VISNI-NEXT: sd ra, 376(sp) # 8-byte Folded Spill
-; VISNI-NEXT: sd s0, 368(sp) # 8-byte Folded Spill
-; VISNI-NEXT: .cfi_offset ra, -8
-; VISNI-NEXT: .cfi_offset s0, -16
-; VISNI-NEXT: addi s0, sp, 384
-; VISNI-NEXT: .cfi_def_cfa s0, 0
-; VISNI-NEXT: andi sp, sp, -128
-; VISNI-NEXT: addi a2, sp, 128
-; VISNI-NEXT: li a3, 32
-; VISNI-NEXT: vsetvli zero, a3, e32, m8, ta, ma
-; VISNI-NEXT: vse32.v v16, (a2)
-; VISNI-NEXT: mv a3, sp
-; VISNI-NEXT: vse32.v v8, (a3)
-; VISNI-NEXT: andi a1, a1, 63
-; VISNI-NEXT: slli a1, a1, 2
-; VISNI-NEXT: add a1, a3, a1
-; VISNI-NEXT: sw a0, 0(a1)
-; VISNI-NEXT: vle32.v v8, (a3)
-; VISNI-NEXT: vle32.v v16, (a2)
-; VISNI-NEXT: addi sp, s0, -384
-; VISNI-NEXT: .cfi_def_cfa sp, 384
-; VISNI-NEXT: ld ra, 376(sp) # 8-byte Folded Reload
-; VISNI-NEXT: ld s0, 368(sp) # 8-byte Folded Reload
-; VISNI-NEXT: .cfi_restore ra
-; VISNI-NEXT: .cfi_restore s0
-; VISNI-NEXT: addi sp, sp, 384
-; VISNI-NEXT: .cfi_def_cfa_offset 0
-; VISNI-NEXT: ret
%b = insertelement <64 x i32> %a, i32 %y, i32 %idx
ret <64 x i32> %b
}
@@ -309,19 +267,6 @@ define <3 x i64> @insertelt_v3i64(<3 x i64> %a, i64 %y) {
; RV64-NEXT: vslide1down.vx v8, v8, a0
; RV64-NEXT: vslidedown.vi v8, v8, 1
; RV64-NEXT: ret
-;
-; VISNI-LABEL: insertelt_v3i64:
-; VISNI: # %bb.0:
-; VISNI-NEXT: vsetivli zero, 4, e64, m2, ta, ma
-; VISNI-NEXT: vmv.x.s a1, v8
-; VISNI-NEXT: vmv.v.x v10, a1
-; VISNI-NEXT: vsetivli zero, 4, e64, m1, ta, ma
-; VISNI-NEXT: ri.vextract.x.v a1, v8, 1
-; VISNI-NEXT: vsetivli zero, 4, e64, m2, ta, ma
-; VISNI-NEXT: vslide1down.vx v8, v10, a1
-; VISNI-NEXT: vslide1down.vx v8, v8, a0
-; VISNI-NEXT: vslidedown.vi v8, v8, 1
-; VISNI-NEXT: ret
%b = insertelement <3 x i64> %a, i64 %y, i32 2
ret <3 x i64> %b
}
@@ -390,18 +335,6 @@ define <32 x i16> @insertelt_v32i16(<32 x i16> %a, i16 %y, i32 %idx) {
; RV64-NEXT: vsetvli zero, a0, e16, m4, tu, ma
; RV64-NEXT: vslideup.vx v8, v12, a1
; RV64-NEXT: ret
-;
-; VISNI-LABEL: insertelt_v32i16:
-; VISNI: # %bb.0:
-; VISNI-NEXT: li a2, 32
-; VISNI-NEXT: vsetvli zero, a2, e16, m1, ta, ma
-; VISNI-NEXT: vmv.s.x v12, a0
-; VISNI-NEXT: slli a1, a1, 32
-; VISNI-NEXT: srli a1, a1, 32
-; VISNI-NEXT: addi a0, a1, 1
-; VISNI-NEXT: vsetvli zero, a0, e16, m4, tu, ma
-; VISNI-NEXT: vslideup.vx v8, v12, a1
-; VISNI-NEXT: ret
%b = insertelement <32 x i16> %a, i16 %y, i32 %idx
ret <32 x i16> %b
}
@@ -834,16 +767,6 @@ define <4 x bfloat> @insertelt_v4bf16_idx(<4 x bfloat> %a, bfloat %y, i32 zeroex
; CHECK-NEXT: vsetvli zero, a1, e16, mf2, tu, ma
; CHECK-NEXT: vslideup.vx v8, v9, a0
; CHECK-NEXT: ret
-;
-; VISNI-LABEL: insertelt_v4bf16_idx:
-; VISNI: # %bb.0:
-; VISNI-NEXT: fmv.x.h a1, fa0
-; VISNI-NEXT: vsetivli zero, 4, e16, m1, ta, ma
-; VISNI-NEXT: vmv.s.x v9, a1
-; VISNI-NEXT: addi a1, a0, 1
-; VISNI-NEXT: vsetvli zero, a1, e16, mf2, tu, ma
-; VISNI-NEXT: vslideup.vx v8, v9, a0
-; VISNI-NEXT: ret
%b = insertelement <4 x bfloat> %a, bfloat %y, i32 %idx
ret <4 x bfloat> %b
}
@@ -905,15 +828,6 @@ define <4 x half> @insertelt_v4f16_idx(<4 x half> %a, half %y, i32 zeroext %idx)
; ZVFHMIN-NEXT: vsetvli zero, a1, e16, mf2, tu, ma
; ZVFHMIN-NEXT: vslideup.vx v8, v9, a0
; ZVFHMIN-NEXT: ret
-;
-; VISNI-LABEL: insertelt_v4f16_idx:
-; VISNI: # %bb.0:
-; VISNI-NEXT: vsetivli zero, 4, e16, m1, ta, ma
-; VISNI-NEXT: vfmv.s.f v9, fa0
-; VISNI-NEXT: addi a1, a0, 1
-; VISNI-NEXT: vsetvli zero, a1, e16, mf2, tu, ma
-; VISNI-NEXT: vslideup.vx v8, v9, a0
-; VISNI-NEXT: ret
%b = insertelement <4 x half> %a, half %y, i32 %idx
ret <4 x half> %b
}
@@ -927,15 +841,6 @@ define <2 x i8> @pr169017(<4 x i16> %vecinit, <2 x i8> %dst_vec) {
; CHECK-NEXT: vsetvli zero, zero, e8, mf8, tu, ma
; CHECK-NEXT: vmv.s.x v8, a0
; CHECK-NEXT: ret
-;
-; VISNI-LABEL: pr169017:
-; VISNI: # %bb.0: # %entry
-; VISNI-NEXT: vsetivli zero, 1, e64, m1, ta, ma
-; VISNI-NEXT: vmv.x.s a0, v8
-; VISNI-NEXT: vmv1r.v v8, v9
-; VISNI-NEXT: vsetvli zero, zero, e8, mf8, tu, ma
-; VISNI-NEXT: vmv.s.x v8, a0
-; VISNI-NEXT: ret
entry:
%cast = bitcast <4 x i16> %vecinit to i64
%trunc = trunc i64 %cast to i8
diff --git a/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-deinterleave2.ll b/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-deinterleave2.ll
index dd1f1c9b8a67e..94429ac18dd3d 100644
--- a/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-deinterleave2.ll
+++ b/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-deinterleave2.ll
@@ -1243,14 +1243,6 @@ define void @vnsrl_32_i32_two_source(ptr %in0, ptr %in1, ptr %out) {
; ZVZIP-NEXT: vpairo.vv v10, v8, v9
; ZVZIP-NEXT: vse32.v v10, (a2)
; ZVZIP-NEXT: ret
-; ZIP-LABEL: vnsrl_32_i32_two_source:
-; ZIP: # %bb.0: # %entry
-; ZIP-NEXT: vsetivli zero, 2, e32, mf2, ta, ma
-; ZIP-NEXT: vle32.v v8, (a1)
-; ZIP-NEXT: vle32.v v9, (a0)
-; ZIP-NEXT: ri.vzipodd.vv v10, v9, v8
-; ZIP-NEXT: vse32.v v10, (a2)
-; ZIP-NEXT: ret
entry:
%0 = load <2 x i32>, ptr %in0, align 4
%1 = load <2 x i32>, ptr %in1, align 4
@@ -1323,14 +1315,6 @@ define void @vnsrl_32_float_two_source(ptr %in0, ptr %in1, ptr %out) {
; ZVZIP-NEXT: vpairo.vv v10, v8, v9
; ZVZIP-NEXT: vse32.v v10, (a2)
; ZVZIP-NEXT: ret
-; ZIP-LABEL: vnsrl_32_float_two_source:
-; ZIP: # %bb.0: # %entry
-; ZIP-NEXT: vsetivli zero, 2, e32, mf2, ta, ma
-; ZIP-NEXT: vle32.v v8, (a1)
-; ZIP-NEXT: vle32.v v9, (a0)
-; ZIP-NEXT: ri.vzipodd.vv v10, v9, v8
-; ZIP-NEXT: vse32.v v10, (a2)
-; ZIP-NEXT: ret
entry:
%0 = load <2 x float>, ptr %in0, align 4
%1 = load <2 x float>, ptr %in1, align 4
@@ -1403,14 +1387,6 @@ define void @vnsrl_64_i64_two_source(ptr %in0, ptr %in1, ptr %out) {
; ZVZIP-NEXT: vpairo.vv v10, v8, v9
; ZVZIP-NEXT: vse64.v v10, (a2)
; ZVZIP-NEXT: ret
-; ZIP-LABEL: vnsrl_64_i64_two_source:
-; ZIP: # %bb.0: # %entry
-; ZIP-NEXT: vsetivli zero, 2, e64, m1, ta, ma
-; ZIP-NEXT: vle64.v v8, (a1)
-; ZIP-NEXT: vle64.v v9, (a0)
-; ZIP-NEXT: ri.vzipodd.vv v10, v9, v8
-; ZIP-NEXT: vse64.v v10, (a2)
-; ZIP-NEXT: ret
entry:
%0 = load <2 x i64>, ptr %in0, align 8
%1 = load <2 x i64>, ptr %in1, align 8
@@ -1480,14 +1456,6 @@ define void @vnsrl_64_double_two_source(ptr %in0, ptr %in1, ptr %out) {
; ZVZIP-NEXT: vpairo.vv v10, v8, v9
; ZVZIP-NEXT: vse64.v v10, (a2)
; ZVZIP-NEXT: ret
-; ZIP-LABEL: vnsrl_64_double_two_source:
-; ZIP: # %bb.0: # %entry
-; ZIP-NEXT: vsetivli zero, 2, e64, m1, ta, ma
-; ZIP-NEXT: vle64.v v8, (a1)
-; ZIP-NEXT: vle64.v v9, (a0)
-; ZIP-NEXT: ri.vzipodd.vv v10, v9, v8
-; ZIP-NEXT: vse64.v v10, (a2)
-; ZIP-NEXT: ret
entry:
%0 = load <2 x double>, ptr %in0, align 8
%1 = load <2 x double>, ptr %in1, align 8
@@ -1565,14 +1533,6 @@ define <4 x i64> @unzip2a_dual_v4i64(<4 x i64> %a, <4 x i64> %b) {
; ZVZIP-NEXT: vslideup.vi v10, v12, 2
; ZVZIP-NEXT: vmv.v.v v8, v10
; ZVZIP-NEXT: ret
-; ZIP-LABEL: unzip2a_dual_v4i64:
-; ZIP: # %bb.0: # %entry
-; ZIP-NEXT: vsetivli zero, 4, e64, m1, ta, ma
-; ZIP-NEXT: ri.vunzip2a.vv v12, v9, v10
-; ZIP-NEXT: ri.vunzip2a.vv v9, v8, v11
-; ZIP-NEXT: vslideup.vi v9, v12, 2
-; ZIP-NEXT: vmv.v.v v8, v9
-; ZIP-NEXT: ret
entry:
%c = shufflevector <4 x i64> %a, <4 x i64> %b, <4 x i32> <i32 0, i32 2, i32 4, i32 6>
ret <4 x i64> %c
@@ -1988,14 +1948,6 @@ define <4 x i64> @unzip2b_dual_v4i64(<4 x i64> %a, <4 x i64> %b) {
; ZVZIP-NEXT: vslideup.vi v10, v12, 2
; ZVZIP-NEXT: vmv.v.v v8, v10
; ZVZIP-NEXT: ret
-; ZIP-LABEL: unzip2b_dual_v4i64:
-; ZIP: # %bb.0: # %entry
-; ZIP-NEXT: vsetivli zero, 4, e64, m1, ta, ma
-; ZIP-NEXT: ri.vunzip2b.vv v12, v9, v10
-; ZIP-NEXT: ri.vunzip2b.vv v9, v8, v11
-; ZIP-NEXT: vslideup.vi v9, v12, 2
-; ZIP-NEXT: vmv.v.v v8, v9
-; ZIP-NEXT: ret
entry:
%c = shufflevector <4 x i64> %a, <4 x i64> %b, <4 x i32> <i32 1, i32 3, i32 5, i32 7>
ret <4 x i64> %c
diff --git a/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-int-interleave.ll b/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-int-interleave.ll
index 63ed63138976b..b4fdd5f9a9d37 100644
--- a/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-int-interleave.ll
+++ b/llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shuffle-int-interleave.ll
@@ -628,60 +628,6 @@ define <64 x i32> @interleave_v32i32(<32 x i32> %x, <32 x i32> %y) {
; ZVZIP-NEXT: addi sp, sp, 16
; ZVZIP-NEXT: .cfi_def_cfa_offset 0
; ZVZIP-NEXT: ret
-; ZIP-LABEL: interleave_v32i32:
-; ZIP: # %bb.0:
-; ZIP-NEXT: addi sp, sp, -16
-; ZIP-NEXT: .cfi_def_cfa_offset 16
-; ZIP-NEXT: csrr a0, vlenb
-; ZIP-NEXT: li a1, 24
-; ZIP-NEXT: mul a0, a0, a1
-; ZIP-NEXT: sub sp, sp, a0
-; ZIP-NEXT: .cfi_escape 0x0f, 0x0d, 0x72, 0x00, 0x11, 0x10, 0x22, 0x11, 0x18, 0x92, 0xa2, 0x38, 0x00, 0x1e, 0x22 # sp + 16 + 24 * vlenb
-; ZIP-NEXT: csrr a0, vlenb
-; ZIP-NEXT: slli a0, a0, 4
-; ZIP-NEXT: add a0, sp, a0
-; ZIP-NEXT: addi a0, a0, 16
-; ZIP-NEXT: vs8r.v v16, (a0) # vscale x 64-byte Folded Spill
-; ZIP-NEXT: vsetivli zero, 16, e32, m8, ta, ma
-; ZIP-NEXT: vmv8r.v v24, v8
-; ZIP-NEXT: addi a0, sp, 16
-; ZIP-NEXT: vs8r.v v8, (a0) # vscale x 64-byte Folded Spill
-; ZIP-NEXT: vslidedown.vi v8, v16, 16
-; ZIP-NEXT: csrr a0, vlenb
-; ZIP-NEXT: slli a0, a0, 3
-; ZIP-NEXT: add a0, sp, a0
-; ZIP-NEXT: addi a0, a0, 16
-; ZIP-NEXT: vs8r.v v8, (a0) # vscale x 64-byte Folded Spill
-; ZIP-NEXT: vslidedown.vi v8, v24, 16
-; ZIP-NEXT: lui a0, 699051
-; ZIP-NEXT: addi a0, a0, -1366
-; ZIP-NEXT: vmv.s.x v0, a0
-; ZIP-NEXT: li a0, 32
-; ZIP-NEXT: vsetvli zero, a0, e32, m8, ta, mu
-; ZIP-NEXT: ri.vzip2a.vv v16, v8, v24
-; ZIP-NEXT: csrr a0, vlenb
-; ZIP-NEXT: slli a0, a0, 3
-; ZIP-NEXT: add a0, sp, a0
-; ZIP-NEXT: addi a0, a0, 16
-; ZIP-NEXT: vl8r.v v8, (a0) # vscale x 64-byte Folded Reload
-; ZIP-NEXT: ri.vzip2a.vv v16, v24, v8, v0.t
-; ZIP-NEXT: csrr a0, vlenb
-; ZIP-NEXT: slli a0, a0, 4
-; ZIP-NEXT: add a0, sp, a0
-; ZIP-NEXT: addi a0, a0, 16
-; ZIP-NEXT: vl8r.v v24, (a0) # vscale x 64-byte Folded Reload
-; ZIP-NEXT: addi a0, sp, 16
-; ZIP-NEXT: vl8r.v v8, (a0) # vscale x 64-byte Folded Reload
-; ZIP-NEXT: ri.vzip2a.vv v0, v8, v24
-; ZIP-NEXT: vmv.v.v v8, v0
-; ZIP-NEXT: csrr a0, vlenb
-; ZIP-NEXT: li a1, 24
-; ZIP-NEXT: mul a0, a0, a1
-; ZIP-NEXT: add sp, sp, a0
-; ZIP-NEXT: .cfi_def_cfa sp, 16
-; ZIP-NEXT: addi sp, sp, 16
-; ZIP-NEXT: .cfi_def_cfa_offset 0
-; ZIP-NEXT: ret
%a = shufflevector <32 x i32> %x, <32 x i32> %y, <64 x i32> <i32 0, i32 32, i32 1, i32 33, i32 2, i32 34, i32 3, i32 35, i32 4, i32 36, i32 5, i32 37, i32 6, i32 38, i32 7, i32 39, i32 8, i32 40, i32 9, i32 41, i32 10, i32 42, i32 11, i32 43, i32 12, i32 44, i32 13, i32 45, i32 14, i32 46, i32 15, i32 47, i32 16, i32 48, i32 17, i32 49, i32 18, i32 50, i32 19, i32 51, i32 20, i32 52, i32 21, i32 53, i32 22, i32 54, i32 23, i32 55, i32 24, i32 56, i32 25, i32 57, i32 26, i32 58, i32 27, i32 59, i32 28, i32 60, i32 29, i32 61, i32 30, i32 62, i32 31, i32 63>
ret <64 x i32> %a
}
diff --git a/llvm/test/CodeGen/RISCV/rvv/vector-deinterleave.ll b/llvm/test/CodeGen/RISCV/rvv/vector-deinterleave.ll
index 1701f95049172..e58ee62d1a90f 100644
--- a/llvm/test/CodeGen/RISCV/rvv/vector-deinterleave.ll
+++ b/llvm/test/CodeGen/RISCV/rvv/vector-deinterleave.ll
@@ -39,22 +39...
[truncated]
``````````
</details>
https://github.com/llvm/llvm-project/pull/207683
More information about the llvm-commits
mailing list