[llvm] [RISCV] Add SelectAddrRegImm26 isel complex pattern for Xqcilo 26-bit load/store (PR #207363)

Garvit Gupta via llvm-commits llvm-commits at lists.llvm.org
Fri Jul 3 05:56:17 PDT 2026

Previous message: [llvm] [RISCV] Add AddrRegImm26 addressing mode for Xqcilo large-offset load/store (PR #207363)
Next message: [llvm] [RISCV] Add SelectAddrRegImm26 isel complex pattern for Xqcilo 26-bit load/store (PR #207363)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/quic-garvgupt edited https://github.com/llvm/llvm-project/pull/207363

Previous message: [llvm] [RISCV] Add AddrRegImm26 addressing mode for Xqcilo large-offset load/store (PR #207363)
Next message: [llvm] [RISCV] Add SelectAddrRegImm26 isel complex pattern for Xqcilo 26-bit load/store (PR #207363)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list