[llvm] [RISCV] Use simm12 instead of simm12_lo for CORE-V post-increment load/store. (PR #207067)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Thu Jul 2 07:07:23 PDT 2026

Previous message: [llvm] 846f325 - [RISCV] Use simm12 instead of simm12_lo for CORE-V post-increment load/store. (#207067)
Next message: [clang] [llvm] [clang][coverage] Add opt-in call continuation counters for coverage (PR #201079)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc closed https://github.com/llvm/llvm-project/pull/207067

Previous message: [llvm] 846f325 - [RISCV] Use simm12 instead of simm12_lo for CORE-V post-increment load/store. (#207067)
Next message: [clang] [llvm] [clang][coverage] Add opt-in call continuation counters for coverage (PR #201079)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list