[llvm] [AMDGPU] Use explicit carry nodes for i64 wide integer lowering (PR #204694)

Shilei Tian via llvm-commits llvm-commits at lists.llvm.org
Fri Jun 19 15:29:00 PDT 2026

Previous message: [llvm] [AMDGPU] Use explicit carry nodes for i64 wide integer lowering (PR #204694)
Next message: [llvm] [LFI][AArch64] Add guard elimination optimization (PR #204693)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/shiltian closed https://github.com/llvm/llvm-project/pull/204694

Previous message: [llvm] [AMDGPU] Use explicit carry nodes for i64 wide integer lowering (PR #204694)
Next message: [llvm] [LFI][AArch64] Add guard elimination optimization (PR #204693)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list