[llvm] [AMDGPU][GISEL] Adding new reg bank select rules for G_AMDGPU_SPONENTRY (PR #200864)

Jonathan L'Work via llvm-commits llvm-commits at lists.llvm.org
Wed Jun 10 09:35:15 PDT 2026

Previous message: [llvm] [AMDGPU][SIPreEmitPeephole] Fold consecutive `s_cselect_b32`s (PR #183357)
Next message: [llvm] [llvm-shlib] Fix parallel build failure in gen-msvc-exports.py on Windows (PR #197190)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/Jonathan03ant edited https://github.com/llvm/llvm-project/pull/200864

Previous message: [llvm] [AMDGPU][SIPreEmitPeephole] Fold consecutive `s_cselect_b32`s (PR #183357)
Next message: [llvm] [llvm-shlib] Fix parallel build failure in gen-msvc-exports.py on Windows (PR #197190)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list