[llvm] [X86] Add aligned atomic vector store tests wider than 128 bits (NFC) (PR #202537)

Simon Pilgrim via llvm-commits llvm-commits at lists.llvm.org
Tue Jun 9 03:03:29 PDT 2026

Previous message: [llvm] [CodeGen] Mark read_register of allocatable physreg as live-in (PR #200825)
Next message: [llvm] [VectorCombine] Pass flags during IR creation (PR #193271)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/RKSimon approved this pull request.

LGTM - cheers

https://github.com/llvm/llvm-project/pull/202537

Previous message: [llvm] [CodeGen] Mark read_register of allocatable physreg as live-in (PR #200825)
Next message: [llvm] [VectorCombine] Pass flags during IR creation (PR #193271)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list