[llvm] [AArch64] replace SVE intrinsics with no active lanes with constant (PR #107266)

via llvm-commits llvm-commits at lists.llvm.org
Thu Jun 4 05:42:50 PDT 2026

Previous message: [llvm] [AArch64][SVE] optimisation for unary SVE intrinsics with no active lanes (PR #86651)
Next message: [llvm] [SCEV] Speed up forgetLoop by avoiding def-use walk for loop-header PHIs (PR #201572)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/Lukacma closed https://github.com/llvm/llvm-project/pull/107266

Previous message: [llvm] [AArch64][SVE] optimisation for unary SVE intrinsics with no active lanes (PR #86651)
Next message: [llvm] [SCEV] Speed up forgetLoop by avoiding def-use walk for loop-header PHIs (PR #201572)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list