[llvm] [NVPTX] Add asynchronous store intrinsics (PR #200768)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff origin/main HEAD --extensions cpp -- llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp --diff_from_common_commit
``````````

:warning:
The reproduction instructions above might return results for more than one PR
in a stack if you are using a stacked PR workflow. You can limit the results by
changing `origin/main` to the base branch/commit you want to compare against.
:warning:

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp b/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp
index 348006d32..2c8a3361a 100644
--- a/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp
+++ b/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp
@@ -2717,29 +2717,44 @@ static SDValue lowerStAsyncRelease(SDValue Op, SelectionDAG &DAG) {
     switch (IntrinsicID) {
     case Intrinsic::nvvm_st_async_scope_sys_space_global:
       switch (ValueVT.SimpleTy) {
-      case MVT::i8:  return NVPTXISD::ST_ASYNC_SYS_B8;
-      case MVT::i16: return NVPTXISD::ST_ASYNC_SYS_B16;
-      case MVT::i32: return NVPTXISD::ST_ASYNC_SYS_B32;
-      case MVT::i64: return NVPTXISD::ST_ASYNC_SYS_B64;
-      default: break;
+      case MVT::i8:
+        return NVPTXISD::ST_ASYNC_SYS_B8;
+      case MVT::i16:
+        return NVPTXISD::ST_ASYNC_SYS_B16;
+      case MVT::i32:
+        return NVPTXISD::ST_ASYNC_SYS_B32;
+      case MVT::i64:
+        return NVPTXISD::ST_ASYNC_SYS_B64;
+      default:
+        break;
       }
       break;
     case Intrinsic::nvvm_st_async_scope_gpu_space_global:
       switch (ValueVT.SimpleTy) {
-      case MVT::i8:  return NVPTXISD::ST_ASYNC_GPU_B8;
-      case MVT::i16: return NVPTXISD::ST_ASYNC_GPU_B16;
-      case MVT::i32: return NVPTXISD::ST_ASYNC_GPU_B32;
-      case MVT::i64: return NVPTXISD::ST_ASYNC_GPU_B64;
-      default: break;
+      case MVT::i8:
+        return NVPTXISD::ST_ASYNC_GPU_B8;
+      case MVT::i16:
+        return NVPTXISD::ST_ASYNC_GPU_B16;
+      case MVT::i32:
+        return NVPTXISD::ST_ASYNC_GPU_B32;
+      case MVT::i64:
+        return NVPTXISD::ST_ASYNC_GPU_B64;
+      default:
+        break;
       }
       break;
     case Intrinsic::nvvm_st_async_mmio_scope_sys_space_global:
       switch (ValueVT.SimpleTy) {
-      case MVT::i8:  return NVPTXISD::ST_ASYNC_MMIO_SYS_B8;
-      case MVT::i16: return NVPTXISD::ST_ASYNC_MMIO_SYS_B16;
-      case MVT::i32: return NVPTXISD::ST_ASYNC_MMIO_SYS_B32;
-      case MVT::i64: return NVPTXISD::ST_ASYNC_MMIO_SYS_B64;
-      default: break;
+      case MVT::i8:
+        return NVPTXISD::ST_ASYNC_MMIO_SYS_B8;
+      case MVT::i16:
+        return NVPTXISD::ST_ASYNC_MMIO_SYS_B16;
+      case MVT::i32:
+        return NVPTXISD::ST_ASYNC_MMIO_SYS_B32;
+      case MVT::i64:
+        return NVPTXISD::ST_ASYNC_MMIO_SYS_B64;
+      default:
+        break;
       }
       break;
     }

``````````

</details>


https://github.com/llvm/llvm-project/pull/200768