[llvm] [AArch64] Convert adc to sdc and vice versa if one is negative (PR #199278)

via llvm-commits llvm-commits at lists.llvm.org
Mon May 25 10:55:22 PDT 2026

Previous message: [llvm] [WIP][X86] Replace custom AND/OR/XOR reduction pattern matching with ISD::VECREDUCE_AND/OR/XOR support (PR #199544)
Next message: [llvm] [AArch64] Convert adc to sdc and vice versa if one is negative (PR #199278)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

LumioseSil wrote:

@efriedma-quic What do you think of this?

https://github.com/llvm/llvm-project/pull/199278

Previous message: [llvm] [WIP][X86] Replace custom AND/OR/XOR reduction pattern matching with ISD::VECREDUCE_AND/OR/XOR support (PR #199544)
Next message: [llvm] [AArch64] Convert adc to sdc and vice versa if one is negative (PR #199278)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list