[llvm] [X86] Replace custom minmax reduction pattern matching with ISD::VEC_REDUCE_*MIN/MAX support (PR #194473)

Simon Pilgrim via llvm-commits llvm-commits at lists.llvm.org
Wed May 20 03:05:24 PDT 2026

Previous message: [llvm] [DAG] isKnownNeverZero - add computeKnownBits fallback DemandedElts handling and tests (PR #198691)
Next message: [llvm] [X86] Replace custom minmax reduction pattern matching with ISD::VEC_REDUCE_*MIN/MAX support (PR #194473)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/RKSimon edited https://github.com/llvm/llvm-project/pull/194473

Previous message: [llvm] [DAG] isKnownNeverZero - add computeKnownBits fallback DemandedElts handling and tests (PR #198691)
Next message: [llvm] [X86] Replace custom minmax reduction pattern matching with ISD::VEC_REDUCE_*MIN/MAX support (PR #194473)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list