[llvm] [DAGCombiner] Teach `reduceLoadWidth` to look past `ISD:FREEZE` (PR #189317)

[Henry Jiang via llvm-commits]

================
@@ -0,0 +1,289 @@
+; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 2
----------------
mustartt wrote:

Thanks, regenerated with latest version.

https://github.com/llvm/llvm-project/pull/189317