[llvm] [AArch64] Optimize lowering of i1 vector reduction (PR #187912)

David Green via llvm-commits llvm-commits at lists.llvm.org
Tue Apr 28 02:53:52 PDT 2026

Previous message: [llvm] [LV] isScalarWithPredication to check for interleaved accesses (PR #194579)
Next message: [llvm] [AArch64] Optimize lowering of i1 vector reduction (PR #187912)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/davemgreen approved this pull request.

Thanks - LGTM

https://github.com/llvm/llvm-project/pull/187912

Previous message: [llvm] [LV] isScalarWithPredication to check for interleaved accesses (PR #194579)
Next message: [llvm] [AArch64] Optimize lowering of i1 vector reduction (PR #187912)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list